By Topic

Design considerations of low-noise high-efficiency silicon IMPATT diodes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

The noise and efficiency of p+-n1-n2-n+and n+-p1- p2-p+high-low silicon IMPATT diodes have been studied as a function of doping ratio n1/n2or p1/p2. In contrast to GaAs IMPATT diodes whose efficiency can be improved with some degradation of noise performance, both the efficiency and noise of Si IMPATT diodes can be improved. As an example, for a 6-GHz silicon n+-p1-p2-p+IMPATT structure with a doping ratio of 10, the efficiency is 21 percent and the incremental noise as compared to a uniformly doped structure is about -6 dB. These results indicate that silicon high-low structures can compete favorably with GaAs structures in both efficiency and noise performances.

Published in:

Electron Devices, IEEE Transactions on  (Volume:20 ,  Issue: 8 )