By Topic

2.44 GFLOPS 300MHz floating-point vector processing unit for high performance 3D graphics computing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Nobuhiro Ide ; Toshiba Corporation, Kawasaki, Japan ; Hirano, M. ; Yukio Endo ; Yoshioka, S.
more authors

A Vector Unit (VU) for the high performance 3D graphics computing has been developed. Four fMAC (floating-point Multiply-Accumulate) units which execute multiply-add operation with one throughput, one fDIV (floating-point Divide) unit which executes division and square root operations with 6 cycles at 300 MHz and 128 bits × 32 words fReg (floating-point register file) are implemented. This architecture delivers a peak performance of 2.44 GFLOPS at 300MHz.

Published in:

Solid-State Circuits Conference, 1999. ESSCIRC '99. Proceedings of the 25th European

Date of Conference:

21-23 Sept. 1999