By Topic

A 5.0Gbps/pin packet-based DRAM with low latency receiver and process insensitive PLL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

12 Author(s)
Jung-Hwan Choi ; DRAM Design, Samsung Electron. Co., Hwasung, South Korea ; Young-Soo Sohn ; Chan-Kyoung Kim ; Won-Ki Park
more authors

A 2.0V, 256Mbit packet-based DRAM with bandwidth of 10GB/s (5.0Gbps × 16pin) was fabricated. To have high data bandwidth and stable clock generation, high performance input receiver and process insensitive PLL bias scheme were used. To increase the write speed of the cell array, write without 10 pre-charge scheme was employed. The power consumption and area of the chip are 2.4W and 7.2×10.2mm2 respectively.

Published in:

VLSI Circuits, 2005. Digest of Technical Papers. 2005 Symposium on

Date of Conference:

16-18 June 2005