By Topic

Optimisation of on-chip design-for-test infrastructure for maximal multi-site test throughput

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Goel, S.K. ; IC Design - Digital Design & Test, Philips Res. Labs., Eindhoven, Netherlands ; Marinissen, E.J.

Multi-site testing is a popular and effective way to increase test throughput and reduce test costs. The authors propose a test flow with large multi-site testing during wafer test, enabled by a narrow SOC-ATE test interface, and relatively small multi-site testing during final (packaged-IC) test, in which all SOC pins need to be contacted. They present a throughput model for multi-site testing, valid for both wafer test and final test, which considers the effects of test time, index time, abort-on-fail and re-test after contact fails. Conventional multi-site testing requires sufficient ATE channels to allow testing of multiple SOCs in parallel. Instead, a given fixed ATE is assumed, and for a given SOC they design and optimise the on-chip design-for-test infrastructure, in order to maximise the throughput during wafer test. The on-chip DfT consists of an E-RPCT wrapper, and, for modularly tested SOCs, module wrappers and TAMs. Subsequently, for the designed test infrastructure, they also maximise the test throughput for final test by tuning its multi-site number. Finally, they present experimental results for the ITC'02 SOC Test Benchmarks and a complex Philips SOC.

Published in:

Computers and Digital Techniques, IEE Proceedings -  (Volume:152 ,  Issue: 3 )