Referenced Items are not available for this document.
A new low-voltage CMOS winner-take-all (WTA) circuit is presented. The proposed circuit exhibits a linear increase of complexity with the number of inputs at the rate of only three transistors per input and it is based on a modified version of the common source scheme. In this case, each input follower is enhanced by local shunt feedback to increase its gain and to reduce its output impedance. Simulations demonstrate the potential of the circuit to operate at very high speed, with high precision and with a supply voltage close to a transistor's threshold voltage. Experimental verification of the circuit using a 0.5-μm CMOS technology is also provided.
Published in:
Circuits and Systems II: Express Briefs, IEEE Transactions on
(Volume:52
,
Issue:
7
)
Date of Publication: July 2005
- Page(s):
- 420 - 423
- ISSN :
- 1549-7747
- INSPEC Accession Number:
- 8509953
- Digital Object Identifier :
- 10.1109/TCSII.2005.850433
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 18 July 2005
- Issue Date :
- July 2005
- Sponsored by :
- IEEE Circuits and Systems Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
