By Topic

Architecture and performance comparison of a statistic-based lottery arbiter for shared bus on chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Yan Zhang ; Shenzhen Graduate Sch., Harbin Inst. of Technol., Guangdong, China

This paper presents a statistic-based priority strategy for dynamic priority arbiters and its application was investigated for the lottery arbiter. Two set M×M registers are proposed to record the arbitration history. The period of recording arbitration history is programmable. A randomized verification environment is used to do performance comparison for statistic-based and nonstatistic-based arbiters, the results show that the performance is improved when different master's request pattern is changed dynamically due to different programs running at system on chip and especially when the grants of different master's requests are correlated.

Published in:

Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.  (Volume:2 )

Date of Conference:

18-21 Jan. 2005