By Topic

Modeling and formal verification of dataflow graph in system-level design using Petri net

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tsung-Hsi Chiang ; Dept. of Electr. & Control Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan ; Lan-Rong Dung ; Ming-Feng Yaung

Formal verification at system-level, which also means architecture verification, is different from functional verification at RTL level. DSP algorithms need high-level transformation to achieve optimal goals before mapping onto silicon. However, a suitable CAD tool is absent to support the simulation and verification at high-level. This paper presents a novel modeling and high-level verification methodology based on a Petri net (PN) model. By the proposed method, a DSP algorithm system in the form of FSFG (fully specified flow graph) is transformed into a PN model. Moreover, verification methods which include static and dynamical phases are applied in the PN domain. Finally, we introduce our software implementation, called HiVED, to show the experimental results.

Published in:

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on

Date of Conference:

23-26 May 2005