By Topic

A background correction technique for timing errors in time-interleaved analog-to-digital converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Iroaga, E. ; Dept. of Electr. Eng., Stanford Univ., CA, USA ; Murmann, B. ; Nathawad, L.

A background correction scheme for timing mismatch in time-interleaved analog-to-digital converters (ADCs) is presented. The architecture is based on the use of an extra ADC channel and an input ramp signal to estimate the timing errors, and digital interpolation to correct the output digital codes. Simulated results demonstrate a 35 dB improvement in SFDR (spurious free dynamic range) and a 20 dB improvement in SNDR (signal-to-noise-and-distortion ratio) for a 10-bit converter with an over-sampling ratio greater than 2 times.

Published in:

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on

Date of Conference:

23-26 May 2005