By Topic

On the implementation of 128-pt FFT/IFFT for high-performance WPAN

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Huggett, C. ; Bristol Univ., UK ; Maharatna, K. ; Paul, K.

The paper deals with the efficient realization of a 128-pt FFT/IFFT processor for application in the IEEE 802.15.3a standard for wireless personal area networks (WPAN). The 128-pt FFT/IFFT architecture has been designed by devolving it into one 8-pt and one 16-pt FFT. The 16-pt FFT was decomposed again and two separate 128-pt FFT algorithms have been developed, viz., 8×4×4 and 8×2×8. Their relative merits and demerits have been analyzed from the algorithm and implementation points of view. The architectures have been prototyped on a Virtex II FPGA. The results indicate that the 8×2×8 architecture is better suited for the stated purpose.

Published in:

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on

Date of Conference:

23-26 May 2005