Cart (Loading....) | Create Account
Close category search window

Dither incorporated deterministic dynamic element matching for high resolution ADC test using extremely low resolution DACs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hanjun Jiang ; Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA, USA ; Degang Chen ; Geiger, R.L.

A novel dither incorporated deterministic dynamic element matching (DIDDEM) approach is proposed. With this approach, the combined output of a DDEM DAC and a dither DAC serves as the stimulus to an ADC under test. Theoretical analysis shows that the test performance with the DIDDEM DAC is equivalent to that of a DAC with an ENOB (effective number of bits) equal to the summation of the ENOB of the DDEM DAC and the dither DAC plus log2p, where p is the DDEM iteration number. The test performance using DiDDEM is also validated by simulation results.

Published in:

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on

Date of Conference:

23-26 May 2005

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.