Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. For technical support, please contact us at onlinesupport@ieee.org. We apologize for any inconvenience.
By Topic

Hierarchical instruction encoding for VLIW digital signal processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Chia-Hsien Liu ; Dept. of Electron. Eng., Nat. Chiao Tung Univ., Taiwan ; Tay-Jyi Lin ; Chie-Min Chao ; Pi-Chen Hsiao
more authors

VLIW-based architectures are very popular in high-performance DSPs, for their relatively simpler implementations and more predictable execution times. But they need more program memory because of (1) the fixed-length instruction encoding, (2) NOP insertion due to limited parallelism, (3) repetitive codes for loop unrolling. The paper describes a novel hierarchical instruction encoding that addresses these three problems in order to improve the VLIW code density. In simulations, the proposed encoding scheme saves 61.4-66.9% code sizes in highly parallel DSP kernels, and more savings can be expected for general programs. Besides, a simple decoding architecture is proposed and has been integrated into a 4-way VLIW DSP. The prototype is implemented in 0.18 μm CMOS technology with its operating frequency at 208 MHz.

Published in:

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on

Date of Conference:

23-26 May 2005