By Topic

A CMOS front-end architecture for hard-disk drive read-channel equalizer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
T. Ndjountche ; Dept. of Comput. Sci. & Eng., Quebec Univ., Hull, Que., Canada ; Fa-Long Luo ; C. Bobda

The functional characteristics and design challenges associated with the different building blocks of a CMOS front-end architecture for hard disk drive read-channel equalizer are presented. These include the mixed-signal design of a variable gain amplifier, a continuous-time low-pass filter, data converters and clock generation and recovery circuits. With a realistic computer model of the system, the analysis of structural variations and effects of component nonidealities becomes feasible. Numerical results show that circuit techniques that minimize sensitivity to power-supply and substrate noise, while maintaining the power dissipation and parameter tuning range are critical.

Published in:

2005 IEEE International Symposium on Circuits and Systems

Date of Conference:

23-26 May 2005