By Topic

Dual sense amplified bit lines (DSABL) architecture for low-power SRAM design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Aly, R.E. ; Center for Adv. Comput. Studies, Louisiana Univ., Lafayette, LA, USA ; Bayoumi, M.A. ; Elgamel, M.

In this paper, we propose a low-power SRAM design by reducing the accessed bit line capacitance. Each column is divided into divisions. Each division consists of equal number of cells connected together with a local bit line and one local sense amplifier. The divisions are connected together with a global bit line that is also connected to the write, precharge, and reading sense amplifier circuits. During write operation, the global bit lines is slightly discharged to develop a small voltage difference on the accessed local bit lines enough for the local sense amplifier to amplify it to full swing on the local bit lines pair only. The experimental results show reduction in the power consumption that can reach more than 88% with no performance degradation. The architecture is flexible to be used according to the power, and area budget.

Published in:

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on

Date of Conference:

23-26 May 2005