By Topic

A VLSI architecture for a high-speed computation of the 1D discrete wavelet transform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chengjun Zhang ; Dept. of Electr. & Comput. Eng., Concordia Univ., Montreal, Que., Canada ; Chunyan Wang ; M. O. Ahmad

An efficient VLSI architecture for the computation of the convolution-based discrete wavelet transform (DWT) is presented. The proposed architecture, employing two processing elements and a single buffer in a pipeline mode, enhances the processing time by appropriately decomposing the overall computations and distributing them equally between the two processing elements. The data flow, both within and between the processing elements, is streamlined, making use of the buffer and employing multiple input data paths within the processing elements. The parallelism of operations carried out by the computational blocks in each processing element is made more effective by equalizing the data paths used in these blocks. HSPICE and Verilog simulation results are presented to show that a circuit, whose design is based on the proposed architecture, is, in comparison with other existing architectures, fast and efficient for DWT computation, with a modest decrease in the area.

Published in:

2005 IEEE International Symposium on Circuits and Systems

Date of Conference:

23-26 May 2005