By Topic

A high performance distributed-parallel-processor architecture for 3D IIR digital filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. U. Madanayake ; Dept. of Electr. & Comput. Eng., Calgary Univ., Alta., Canada ; L. Bruton

Real-time spatio-temporal VLSI 3D IIR digital filters may be used for imaging or beamforming applications employing 3D input signals from synchronously-sampled multi-sensor arrays. Such filters have high computational complexity and often require arithmetic throughputs of hundreds of millions of floating point operations per second, especially in the case of potential radio frequency beamforming applications. A novel high-throughput distributed parallel processor (DPP) architecture is proposed that is suitable for on-chip real-time VLSI/FPGA direct-form 3D IIR digital filter implementations. Using the proposed architecture and Matlab/Simulink and Xilinx simulation software, the design and bit-level simulation of a first-order highly-selective FPGA-based 3D IIR frequency-planar filter circuit is reported for 3D plane-wave filtering.

Published in:

2005 IEEE International Symposium on Circuits and Systems

Date of Conference:

23-26 May 2005