By Topic

Communication subsystem synthesis and analysis tool using bus architecture generation and stochastic arbitration policies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Thepayasuwan, N. ; Dept. of Electr. & Comput. Eng., Stony Brook Univ., NY, USA ; Kallakuri, S. ; Doboli, A. ; Doboli, S.

Design and analysis of communication subsystems is a crucial issue for system-on-chip design, where uncertainty in communication by very deep sub micron effects cannot be neglected. This paper presents a bus architecture (BA) synthesis algorithm for designing the communication sub-system of an SoC. The methodology combines both BA space exploration as well as generation analysis of arbitration policies to guarantee a feasible solution at transaction level where optimized policy is assigned. BA synthesis includes finding the bus topology, and routing the individual buses so that various constraints, like bus length, topology complexity, potential for communication conflicts over time, are addressed. Heuristic arbitration policies as well as Markov decision process (MDP) based policies have been simulated over a queueing model of the architecture and compared with respect to performance metrics like queue length, time spent in buffer and power consumption. The paper presents BA synthesis results for a network processor.

Published in:

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on

Date of Conference:

23-26 May 2005