By Topic

Adaptive decision-feedback equalization for band-limited high-speed serial links

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
N. Neurohr ; Infineon Technol. AG, Munich, Germany ; M. Schoebinger ; E. Prete ; A. Sanders

A high-speed I/O cell comprising a mixed-signal 8-tap decision-feedback equalizer (DFE) with direct cancellation of the first post-cursor intersymbol interference (ISI) has been implemented in 0.13-μm CMOS technology. Based on a joint optimization of algorithms and architecture, a low-complexity architecture has been chosen with respect to a compromise between ISI reduction and implementation complexity. The I/O cell dissipates only 86 mW at the target rate of 6.4 Gbps. It is the core of a high-speed I/O link with adaptive receiver equalization. Due to the residual ISI, the adaptation algorithm has to be modified. The concept has been analyzed by system simulations and verified by measurements of the implemented I/O link.

Published in:

2005 IEEE International Symposium on Circuits and Systems

Date of Conference:

23-26 May 2005