Cart (Loading....) | Create Account
Close category search window
 

A fast chip-scale power estimation method for large and complex LSIs based on hierarchical analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Nakamura, Y. ; Media & Inf. Res. Labs., NEC Corp., Kawasaki, Japan ; Yoshimura, T.

The paper presents a novel power estimation method for large and complex LSIs. The proposed method is based on simulation and is used for analyzing the ways in which chip-scale gate-level circuits, including processors and memory, are affected by gated-clock power reduction and the voltage drop due to electrical resistance (IR-drop). Chip-scale power estimation based on simulation patterns generally takes a long time. To obtain accurate estimation results based on simulation patterns in a short time, we introduce three approaches: (1) hierarchical circuit and simulation pattern partitioning; (2) memory modeling; (3) processor modeling. First, the target LSI design, after placing and routing, is partitioned into hierarchical blocks, memory, and processors. The power consumption of each hierarchical block is calculated using the partitioned patterns generated from chip-scale simulation patterns. The power consumption of the processor and memory blocks is estimated by a method considering the static power consumption and the rate of LSI activity. The experimental results for a commercial 0.18 μm-technology digital TV chip show that our proposed method can get almost the same results obtained by the conventional method without partitioning and can do it 25 times faster.

Published in:

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on

Date of Conference:

23-26 May 2005

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.