By Topic

A novel low-power reconfigurable FFT processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zhao, Y. ; Sch. of Eng. & Electron., Edinburgh Univ., UK ; Erdogan, A.T. ; Arslan, T.

A novel, low-power, reconfigurable FFT processor is proposed. The architecture is served as a scalable IP core which is suitable for system-on-chip applications. The system can be configured as 16-point to 1024-point FFT. Flexibility is added to address the generation block, coefficient memory block and data memory block. Two switch blocks are implemented to route data and addresses to the right memory blocks. Compared with a conventional ASIC FFT processor, this FFT processor is characterized by having reconfigurability; compared with an FFT processor which is mapped onto a general purpose reconfigurable architecture, it has lower-power and smaller area consumption.

Published in:

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on

Date of Conference:

23-26 May 2005