By Topic

Robust VLSI architecture for system-on-chip design and its implementation in Viterbi decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hatakawa, Y. ; Graduate Sch. of Eng., Hokkaido Univ., Sapporo, Japan ; Yoshizawa, S. ; Miyanaga, Y.

The paper presents a robust VLSI architecture which avoids most of the malfunctions and makes the system work correctly. The proposed architecture realizes robustness only by using small switches. The switches avoid broken computing modules and reconfigure data flows between the normal modules. This architecture has advantages compared to conventional duplicated systems in terms of resource utilization and circuit area, and improves yield rate. We designed a Viterbi decoder based on the proposed robust architecture and evaluated its effectiveness in CMOS technology.

Published in:

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on

Date of Conference:

23-26 May 2005