By Topic

Asymmetric halo CMOSFET to reduce static power dissipation with improved performance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. Bansal ; Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA ; K. Roy

The paper presents the benefits of asymmetric halo (AH) MOSFETs over conventional symmetric halo (SH) MOSFETs to reduce static leakage in CMOS circuits. Device doping profiles have been optimized to obtain minimum leakage at iso on-current. Static leakage in AH devices is suppressed (61% in NMOS and 90% in PMOSFET) due to reduced band-to-band tunneling current in reverse biased drain-substrate junctions. At iso on-current, the delay in an AH ring-oscillator reduces by 11% because of reduced drain junction capacitance.

Published in:

2005 IEEE International Symposium on Circuits and Systems

Date of Conference:

23-26 May 2005