Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Optimal design and simulation for multi-rate symbol timing recovery in software radio QPSK demodulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hao Wei ; Center of Space Sci. & Appl. Res., Chinese Acad. of Sci., Beijing, China ; Shen Ming ; Zhao Hui

The work presents an efficient architecture more easily realized with FPGA for fine multi-rate symbol timing recovery in software radio QPSK demodulation. This all-digital timing tracking loop is a second order non-data aided feedback loop containing a Gardner timing error detector. It has a power efficient cascaded structure consisting of parallel cascaded integrator-comb (CIC) filters followed by a linear interpolator and can perform arbitrary sample rate conversion and fine timing correction. By jointly optimizing the two building blocks, the bit error rate is noticeably reduced and computational complexity is drastically decreased. Thus, implementing software radio QPSK demodulation with FPGA becomes easier. An analysis of a QPSK demodulation timing recovery simulation is presented.

Published in:

Computational Electromagnetics and Its Applications, 2004. Proceedings. ICCEA 2004. 2004 3rd International Conference on

Date of Conference:

1-4 Nov. 2004