Cart (Loading....) | Create Account
Close category search window

Physical and reliability characteristics of Hf-based gate dielectrics on strained-Si1-xGex MOS devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Pei-Jer Tzeng ; Electron. Res. & Service Organ., Ind. Technol. Res. Inst., Hsinchu, Taiwan ; Maikap, S. ; Peng-Shiu Chen ; Yu-Wei Chou
more authors

The physical and reliability characteristics of strained-Si0.8Ge0.2 MOS capacitor and strained-Si0.7Ge0.3 MOSFET with Hf-based gate dielectrics prepared by atomic layer chemical vapor deposition are investigated. The thickness and composition of the gate dielectrics are measured by high-resolution transmission electron microscopy and X-ray photoelectron spectroscopy, respectively. The gate leakage current and interface traps of HfO2/Si1-xGex gate structure are slightly higher as compared to the HfO2/Si MOS devices, which is basically caused by the Ge at the interface. The electrical properties of both HfO2/Si and HfO2/Si1-xGex devices can be improved with increasing PDA temperature up to 800°C, which is due to the thicker interfacial layer grown at the interface, even though crystallization also grows with increasing temperature. However, with higher PDA temperature (>800°C), serious crystallization of HfO2 film causes more bulk traps induced electrical degradation. The electrical stress induced degradation of Si1-xGex substrate is slightly higher as compared to the control Si, due to more traps generations at the HfO2/Si1-xGex interface. For MOSFET, strained-Si1-xGex can effectively improve the drain current for about 20% at saturation and 69% at linear region. The higher gate leakage (Jg∼1.4×10-9A/cm2 at 2 V) and lower breakdown voltage (BD∼3.1 V) of Si0.7Ge0.3 pMOS devices are observed as compared to control Si devices (Jg∼7.9×10-12A/cm2 at 2 V and BD∼7.4 V). After the electrical stress, the degradation of drain current and transconductance and the shift of threshold voltage for Si1-xGex PMOSFET are larger than those for control Si devices, implying Ge induced trap generation at the Hf-silicate/Si1-xGex interface.

Published in:

Device and Materials Reliability, IEEE Transactions on  (Volume:5 ,  Issue: 2 )

Date of Publication:

June 2005

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.