By Topic

DSP56200: An algorithm-specific digital signal processor peripheral

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hillman, G.D. ; Motorola Semiconductor Products Sector, Austin, TX, USA

Performing finite sums of products is the foundation of digital signal processing (DSP). This paper describes the architecture and two applications of the DSP56200, an algorithm-specific, as opposed to application-specific, digital signal processor peripheral. The DSP56200 implements the finite sum of products and the least mean square (LMS) coefficient update algorithms. Echo cancellation and polyphase sample rate conversion filters are the applications discussed. The requirements of voice-echo cancelers are contrasted with those of data-echo cancelers. Both polyphase interpolators and decimators are described.

Published in:

Proceedings of the IEEE  (Volume:75 ,  Issue: 9 )