By Topic

A novel design of sequential network to facilitate fault detection

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bhattacharjee, P.R. ; M. B. B. College, Tripura, India ; Basu, S.K. ; Paul, J.C.

This technical letter reports the development of a novel design for a sequential network in order to facilitate the single stuck-at fault detection problem. This has been achieved by the use of AND, OR, and NOT logic gates and by inserting additional observed outputs.

Published in:

Proceedings of the IEEE  (Volume:75 ,  Issue: 7 )