By Topic

A review of fault-tolerant techniques for the enhancement of integrated circuit yield

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Moore, W.R. ; Oxford University, Oxford, England

This paper examines the ways in which the yield of integrated circuit production can be improved through the use of circuit design techniques. The bulk of the paper is concerned with fault-tolerant approaches but aspects of circuit layout are also considered briefly. The paper reviews the fault-tolerant techniques which are currently in use in memory chips and discusses those which have been proposed for other architectures and large-area chips up to whole wafers. It surveys the crucial topics of yield prediction and of repair technology and outlines the options available for the future.

Published in:

Proceedings of the IEEE  (Volume:74 ,  Issue: 5 )