By Topic

Polysilicon thin film transistors with field-plate-induced drain junction for both high-voltage and low-voltage applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Huang, T.Y. ; Xerox Palo Alto Res. Center, CA, USA ; Wu, I.W. ; Lewis, A.G. ; Chiang, A.
more authors

Polysilicon low-voltage (LV) and high-voltage (HV) thin-film transistors (TFTs) required in high-performance large-area devices, such as printers and LCD displays, are considered. The authors (1990) proposed an improved HVTFT device structure with an independently-biased metal field plate (FP) overlapping the entire offset region. The new FP-HVTFT eliminates the expensive lightly-doped-drain implant required in the conventional offset-gate HVTFTs and the current-pinching effects commonly observed in conventional offset-gate polysilicon HVTFTs. The authors report the effects of offset length (Loff) on the new FP-HVTFTs, as the device characteristics of the conventional offset-gate polysilicon HVTFTs are known to be very sensitive to L off, and Loff is set by the alignment between two masking layers in actual device fabrication. The feasibility is reported of using the field-plate device as a low-voltage TFT for reducing the off-state leakage current

Published in:

SOS/SOI Technology Conference, 1990., 1990 IEEE

Date of Conference:

2-4 Oct 1990