By Topic

Digitizing, layout, rule checking—The everyday tasks of chip designers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
J. P. Avenier ; Thomson-EFCJS, Grenoble Cedex, France

The layout phase is most critical in the design of integrated circuits (IC's) because of the cost of the phase itself, since it involves expensive tools and a large amount of human intervention, and also because of the consequences for production Cost. Several approaches are used that need more or less computer and/or man time. The compromise is difficult because of the number of parameters to be taken into account. This paper presents the methods most commonly used with their advantages and disadvantages.

Published in:

Proceedings of the IEEE  (Volume:71 ,  Issue: 1 )