By Topic

A unified switching theory with applications to VLSI design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
J. P. Hayes ; University of Michigan, Ann Arbor, MI

Classical switching theory is shown to have deficiencies when applied to the analysis and design of MOS VLSI circuits. A new logic design methodology called CSA theory is described here which overcomes many of these deficiencies. It is based on three primitive component types: connectors that perform wired-logic operations, switches representing controlled connectors, and attenuators representing resistive load devices. Four basic types of logic values are recognized: Boolean 0 and 1 values, unknown or indeterminate U values, and the high-impedance state Z. The number of logic values can be increased systematically to improve modeling accuracy using a concept of logical strength, which corresponds to current drive capability in analog circuits. It is shown that both the behavior and layout of most types of MOS logic circuits, including contact, gate, and nonclassical mixed circuits, can be treated in a uniform and rigorous manner using CSA network models with either four or seven logic values. The use of a digital charge-storage element called a well to represent sequential behavior is examined. CSA theory is applied to two VLSI design issues, inverter synthesis and fault simulation.

Published in:

Proceedings of the IEEE  (Volume:70 ,  Issue: 10 )