By Topic

Low-crosstalk 10-Gb/s flip-chip array module for parallel optical interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sang Hyun Park ; Sch. of Eng., Inf. & Commun. Univ., Daejeon, South Korea ; Sung Min Park ; Hyo-Hoon Park ; Chul Soon Park

A 10-Gb/s optical receiver array with low interchannel crosstalk is realized by exploiting an InGaP-GaAs heterojunction bipolar transistor technology in a three-dimensional multilayer low-temperature cofiring ceramics (LTCC) module. Neutralization feedback circuit with LTCC embedded bus structure is proposed to suppress significant high-frequency crosstalk from on-chip bus and intermetallic capacitance. This module demonstrates 5 dB better suppressed-coupling than a conventional on-chip bus module with 0.8-dB power penalty.

Published in:

Photonics Technology Letters, IEEE  (Volume:17 ,  Issue: 7 )