By Topic

FPGA implementation of universal random number generator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Cui Wei ; Inst. of Electron. & Inf. Eng., Beijing Jiaotong Univ., China ; Li ChengShu ; Sun Xin

An universal random number generator (URNG) which can generate respectively random numbers with uniform distribution, exponential distribution, Rayleigh distribution and Gauss distribution has been implemented as VLSI circuit. This random number generator has the characteristics of great speed, low power consumption and high output precision, and it is especially suited in communication system and radar signal simulation and processing environment where multi-distribution random numbers are required. The experimental results verify the validity of the design.

Published in:

Signal Processing, 2004. Proceedings. ICSP '04. 2004 7th International Conference on  (Volume:1 )

Date of Conference:

31 Aug.-4 Sept. 2004