By Topic

On crossbar switch and multiple bus interconnection networks with overlapping connectivity

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
B. Wilkinson ; Dept. of Comput. Sci., North Carolina Univ., Charlotte, NC, USA

Multiprocessor interconnection networks are proposed which have the characteristic that each processor or memory module can connect to a group of its near neighbors and adjacent directly connected groups include some of the same processors or memories. These overlapping connectivity networks are attractive especially for a very large number of processors which cannot be provided with full connectivity but need to operate by communication between processors. Applications for overlapping connectivity networks include neural computers and dataflow computers. Bandwidth formulas are derived using a probabilistic approach, including when intermediate processors are used in the interconnection path. A general cell design is presented capable of representing various overlapping connectivity networks

Published in:

IEEE Transactions on Computers  (Volume:41 ,  Issue: 6 )