By Topic

Advanced HiCTE ceramic flip-chipping of 90nm Cu/low-k device: a novel material, package structure, and process optimization study

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chungpaiboonpatana, S. ; Henry Samueli Sch. of Eng., California Univ., Irvine, CA, USA ; Shi, F.G.

This study analyzes the effect of the eight metal layer 90nm Cu/low-k flip chip devices through designed experiment using two relatively different underfill materials, standard terminal pad and novel passivation structures, and JEDEC Level-3 reliability stressings (TC, HAST, and HTS). Black diamond low-k and HiCTE ceramic substrate are employed for the large package form-factor. The active Si utilizes eutectic stencil-pasted SnPb bump and BGA balls with Ti/Ni-V/Al-Cu reflectory thin film deposited UBM. It is found that the double passivation pad structures are less susceptible to reliability damages for various types of underfills; although a single passivation with BCB coating combined with an optimal underfill can also yield similar favorable result. The metallurgical effect of delamination cracking, HiCTE flip chip and stress-relieving passivation structures, and underfill interfaces failure mode mechanism are examined by functional testing, chemical deprocesssings, SAM, and SEM/EDX.

Published in:

Electronic Components and Technology Conference, 2005. Proceedings. 55th

Date of Conference:

31 May-3 June 2005