By Topic

Integrating electrothermal coupling analysis in the calibration of experimental electromigration reliability of flip-chip packages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yi-Shao Lai ; Stress-Reliability Lab, Adv. Semicond. Eng., Inc., Kaohsiung, Taiwan ; Sathe, S. ; Chin-Li Kao ; Chiu-Wen Lee

The electromigration reliability of solder interconnects is dominated by the current density and the temperature inside the interconnects. For flip-chip packages, current densities around the regions where traces connect a solder bump increase by a significant amount owing to the differences in feature sizes and electric resistivities between the solder bump and its adjacent traces. This current crowding effect along with induced Joule heating accelerates electromigration failures. In this paper, effects of current crowding and Joule heating in a flip-chip package are examined and quantified through a three-dimensional electrothermal coupling analysis. We apply a volumetric averaging technique to cope with the current crowding singularity. The volumetrically averaged current density and the maximum temperature in a solder bump are integrated in the Black's equation to calibrate experimental electromigration fatigue lives.

Published in:

Electronic Components and Technology Conference, 2005. Proceedings. 55th

Date of Conference:

31 May-3 June 2005