By Topic

3D stacked flip chip packaging with through silicon vias and copper plating or conductive adhesive filling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lee, S.W.R. ; Dept. of Mech. Eng., Hong Kong Univ. of Sci. & Technol., Kowloon, China ; Hon, R. ; Zhang, S.X.D. ; Wong, C.K.

Three dimensional packaging is emerging as the solution for microelectronics development toward system on chip (SOC) and system in package (SIP). 3D flip chip structures with through silicon vias (TSVs) have very good potential for the implementation of 3D packaging. In this study, a prototype of 3D stacked flip chip packaging with TSVs is designed and fabricated. Fundamental techniques for this prototype fabrication are studied and discussed in detail. The formation of TSVs is by the deep reactive ion etching (DRIE) process and the plugging of TSVs may be done by either copper plating or conductive adhesive dispensing. In addition to the conceptual design, all wafer level processes are described and the subsequent die stacking assembly is also presented in this paper.

Published in:

Electronic Components and Technology Conference, 2005. Proceedings. 55th

Date of Conference:

31 May-3 June 2005