By Topic

Design and implementation of stochastic neurosystem using SFQ logic circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Kondo, T. ; Intelligent Nano-Integration Syst. Lab. for Brainware Syst., Tohoku Univ., Sendai, Japan ; Kobori, M. ; Onomi, T. ; Nakajima, K.

We propose a stochastic neurosystem using SFQ logic circuits and design the main components with the following functions: carrying out the multiplication of an input to a neuron on a synaptic weight value, integrating pulses to generate a membrane potential, and generating the output of a neuron. We simulate some circuits by JSIM and confirm their correct operation. We compare two methods of multipliers: using a comparator and using a divider. The multiplication using the divider is effective with respect to integration, and reduces the accumulation time Na required for higher precision operations. We designed a 4-bit up/down counter assuming the NEC 2.5 kA/cm2 Nb/AlOX/Nb standard process. We show that it is possible to compose the activation function circuit using a comparator.

Published in:

Applied Superconductivity, IEEE Transactions on  (Volume:15 ,  Issue: 2 )