By Topic

Delay analysis of self-timing-aligned clock synchronization technique for superconductive SFQ logic circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Gyu Moon ; Hallym Univ., Kangwondo, South Korea ; Jungkeun Park ; Sangmin Lee ; Seongsoo Lee
more authors

Delay analysis for superconductive Single Flux Quantum (SFQ) logic is performed for Self-Timing-Aligned Clock Synchronization Technique (STAC). With its pipelined-structure, the SFQ generates and propagates pulses that are to be processed sequentially through serial-connected functional logic blocks, and thus it is critical to acquire a ultra-high-speed and exactly synchronized clock/control signals with a few pico-second resolution. Both passive and Josephson-Junction circuits are investigated for the delay control. These delays, being connected in parallel with input line, and to the clocked-power/control node, produce a self-timing-aligned synchronization. Ways to achieve precision delays are seek by using Mo resistors along with junction inherent capacitors. Both current margins for the bias and critical timing information for the maximum throughput are also investigated. Layouts for the test SFQ circuits, such as D- and RS-flip-flops are done with XIC, and verifications are done through WRSpice with Hypres process parameters.

Published in:

Applied Superconductivity, IEEE Transactions on  (Volume:15 ,  Issue: 2 )