By Topic

A CMOS 10-bit low-power pipelined A/D converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Dai Guo-ding ; Inst. of Microelectron., Xidian Univ., China ; Liu Feng ; Zhuang Yi-qi

An experimental low-voltage low-power 10-bit pipelined analog-to-digital converter for video-rate applications is presented in this paper. The 1.5b/stage architecture with digital correction is adopted in this pipelined ADC. It consists of 9 stages in which only 19 comparators and 9 low power operational amplifiers are needed. Fully-differential structure is used to increase the noise immunity and reduce 2nd order harmonic distortion. The ADC achieves a signal-to-noise-and-distortion of 53dB for whole-chip simulation with 2MHz input sampled at 20Msamples/s, consuming 28.7mW. It is implemented in 0.6μm CMOS technology with a core area of 1.55mm2.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:2 )

Date of Conference:

18-21 Oct. 2004