By Topic

Constraint-based watermarking technique for hard IP core protection in physical layout design level

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Min Ni ; Instn. of Microelectron. Eng., Tsinghua Univ., Beijing, China ; Zhiqiang Gao

A new watermarking method for hard IP core copyright protection in physical layout design level based on the constraint concept is presented. It can apply to both VLSI design IP core and full-custom design IP core. The principle is proposed and the watermarking design flow using commercial EDA design tools is discussed. The experiment method to validation our approach is also included in this paper.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:2 )

Date of Conference:

18-21 Oct. 2004