Skip to Main Content
A new watermarking method for hard IP core copyright protection in physical layout design level based on the constraint concept is presented. It can apply to both VLSI design IP core and full-custom design IP core. The principle is proposed and the watermarking design flow using commercial EDA design tools is discussed. The experiment method to validation our approach is also included in this paper.