By Topic

Measurement of the interface trap and dielectric charge density in high-κ gate stacks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Neugroschel, Arnost ; Dept. of Electr. & Comput. Eng., Univ. of Florida, Gainesville, FL, USA ; Bersuker, G.

We demonstrate an accurate measurement of the interface trap density and the stress-induced dielectric charge density in Si/high-κ gate dielectric stacks of metal-oxide-semiconductor field-effect transistors (MOSFETs) using the direct-current current-voltage (DCIV) technique. The capture cross section and density of the interface traps in the high-κ gate stack were found to be similar to those of the Si/SiO2 interface. A constant-voltage stress of the p-channel MOSFET in inversion is shown to result in a negative dielectric charging and an increase in the interface trap density.

Published in:

Device and Materials Reliability, IEEE Transactions on  (Volume:5 ,  Issue: 1 )