By Topic

An IEEE floating-point adder for multi-operation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ping Huang ; Beijing Microelectron. Technol. Inst., China ; Zhiping Wen ; Lixin Yu

An IEEE-754 compliant, single and double precision floating-point (FP) adder for 14 FP operations is presented. FP operations, including addition, subtraction, conversion, comparison and the final addition and rounding of multiplication, have similar operation steps and are implemented in the FP adder. These operations are implemented based on a modified two-path FP addition that is altered in method of use and path separation criterion. In order to incorporate all these operations in the FP adder, it is necessary to select one suitable path for the operation first. Then the operation is perform in the selected path. The power dissipation is largely reduced by disabling the unselected path. The path separation criterion is also modified to ensure that only one path is selected for each operation case and the CLOSE path can be simplified. The FP adder is 3-stage pipelined and can execute an instruction every cycle.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004