By Topic

FPGA implementation of digital IF processing in HFGWR

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wan Xianrong ; Sch. of Electronical Inf., Wuhan Univ., China ; Yang Zijie ; Wen Biyang

Software radio has become the focus of research in communication. Radar based on software radio technology overcomes the simplicity and inflexibility of conventional radar. Digital IF, one of its key technologies, is a typical application of multirate signal processing theory. The paper studies the high decimation ratio of the digital downconverter in HF ground wave radar (HFGWR), and especially analyzes a multistage decimation algorithm based on a CIC (cascaded integrator-comb) filter and an HB (half-band) filter. By comparison, the optimal design can save 92.6% of the logic resources over that of a single stage polyphase design, and can be well implemented in a single FPGA chip (such as XC2S200) for four receiver channels. Furthermore, the filtering performance is better than design requirements.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004