By Topic

Design of a QPSK demodulator for DVB-S receiver ASIC chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hao Yang ; Dept. of Electron. Eng., Shanghai Jiao Tong Univ., China ; Zhenhui Lin ; Xiongfei Cai

The paper presents the design of an all-digital QPSK demodulator, a key component of a satellite digital video broadcast receiver system and chip. The demodulator includes 3 sub-components: symbol synchronization loop; carrier frequency recovery loop; carrier phase recovery loop. The demodulator has a good performance at low SNR, a low system loss and reasonable complexity. The paper presents the design of the loops in detail, and gives the simulation results at optimum coefficients. The paper also shows the results of implementation in FPGA.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004