Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Bipartition for 2.5-D floorplanning based on corner block list representation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Ning Xu ; Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing, China ; Shoujun Wei ; Xianlong Hong ; Sheqin Dong

This paper investigates a 3D die-stacking based VLSI integration strategy, so-called 2.5D integration, which can potentially overcome many problems stumbling the development system-on-chip (SoC), such as interconnect delay of monolithic problems due to scaling and increasing chip area. We present an approach using bipartitioning for 2.5D floorplanning based on corner block list representation. Experimental results show significant wirelength reduction compared to monolithic floorplanning.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004