By Topic

Design and implementation of a parallel real-time FFT processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shiqun Zhang ; Inst. of Microelectron., Peking Univ., Beijing, China ; Dunshan Yu

More and more communication systems call for an efficient FFT component. This paper implements a real-time FFT processor that performs 1 K point FFT, and, with our strategy, we realize a 16 K point FFT processor by only enlarging the memories and counter in the controller. Finally, we implemented an FFT processor with a Xilinx VirtexII FPGA, which can perform 1 K, 2 K, 4 K, 8 K and 16 K, respectively, corresponding to the external configuration. The system clock is 50 MHz, which means that our FFT processor can accomplish a 16 K complex point FFT in 40 ns.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004