By Topic

Novel VLSI architecture of 2-D DWT/IDWT for JPEG2000 based on diagonal storage

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Xing Qin ; Inst. of VLSI Design, Zhejiang Univ., Hangzhou, China ; Xiao-Lang Yan ; Chong-pong Yang ; Xing Zhao

An efficient VLSI architecture of 2D DWT/IDWT for JPEG2000 is proposed. In this architecture, the memory consists of eight dual port SRAM memories where image data is diagonally stored, and a 1D DWT based lifting scheme is implemented using pipeline processing techniques. The 1D DWT core can process 4 sample data in a clock cycle. According to different requirement, this architecture can be implemented with or without an external buffer. Simulation results show that this design is able to perform a 3-level decomposition for a 512×512 grayscale image within 13.3 ms (with an external buffer), or 16.6 ms (without an external buffer) when running at 20 MHz.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004