By Topic

An novel FDWT and IDWT architecture for JPEG2000

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ke Zhu ; ASIC & Syst. State Key Lab., Fudan Univ., Shanghai, China ; Fang Wang ; Xiao-Fang Zhou ; Qian-Ling Zhang

A novel forward and inverse discrete wavelet transformation VLSI architecture for JPEG2000 is proposed. First of all, the reducing scaling coefficients multiplication algorithm (RSCM) was introduced. Then, starting from transform characteristics, the architecture is presented showing both performance and cost. Our implementation is a new architecture that can perform both FDWT and IDWT using filters recommended by JPEG2000. Our architecture has a flexible configuration and high processing speed. The architecture has been implemented in RTL-level Verilog. The estimated number of gates in our proposed architecture in SIMC 0.18-μm technology is 15500 and the estimated frequency of operation is 150 MHz.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004