By Topic

High performance synchronous DRAMs controller in H.264 HDTV decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Jiahui Zhu ; VLSI & Integrated Syst. Lab., Beijing Technol. of Univ., China ; Ligang Hou ; Wuchen Wu ; Ronggang Wang
more authors

This paper proposes a high efficiency memory controller for an H.264 HDTV decoder with synchronous DRAMs. As H.264 adopts tree structured (supports small block size) motion compensation, the bandwidth requirement of an H.264 HDTV decoder is higher than previous video processing algorithms. This requires to be optimized. Based on H.264 decoding data access behavior analysis, an SDRAM controller with new memory mapping method has been designed to reduce the overhead cycles of page-activation. Experiment results indicate that the new controller has improved by one-third the performance of the bus cycles. In addition, the architecture of the controller has also given low power consumption and less complexity in the VLSI design.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004