By Topic

A data hazard detection method for DSP with heavily compressed instruction set

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yu Qiao-yan ; Dept. of Inf. Sci. & Electron. Eng., Zhejiang Univ., Hangzhou, China ; Liu Peng ; Yao Qing-dong

Traditionally, to detect a data hazard, the conflict between reading and writing order of registers was examined, in the design based on a pipeline architecture. However, heavily compressed instruction sets brought extra difficulty to detect all data hazards effectively. A class-based data hazard detection method is presented, to take advantage of the feature that an instruction fulfilling different functions applies special registers respectively, therefore it is more reasonable and simpler for the DSP with heavily compressed instruction set to check out data hazards than conventional methods do. With the assistance of a hierarchical decoder and bypass circuits, this class-based detection method works well in general applications of DSPs, such as FIR, IIR and SIN. Furthermore, the results of synthesis illustrate that the implementation of this class-based detection improves the speed by 18.89%.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:3 )

Date of Conference:

18-21 Oct. 2004