By Topic

A novel reverse read array architecture for embedded SONOS type flash memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Wu Dong ; Inst. of Microelectron., Tsinghua Univ., Beijing, China ; Pan Liyang ; Sun Lei ; Zhang Zhaojian
more authors

The reverse read characteristics of SONOS type flash memory is researched and a novel array architecture with reverse read operation is proposed in this paper. A divided common-source-line NOR architecture is adopted to realize reverse read operation which enlarges the difference of the threshold voltage between the erased cell and the programmed cell and accelerates the read operation. Meanwhile, it also reduces the program disturbance, simplifies the source-line decoder, high voltage switch circuit and charge pump design.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:1 )

Date of Conference:

18-21 Oct. 2004